Doprava zdarma se Zásilkovnou nad 1 499 Kč
PPL Parcel Shop 54 Balík do ruky 74 Balíkovna 49 GLS 54 Kurýr GLS 74 Zásilkovna 49 PPL 99

Fast, Efficient and Predictable Memory Accesses

Jazyk AngličtinaAngličtina
Kniha Pevná
Kniha Fast, Efficient and Predictable Memory Accesses Lars Wehmeyer
Libristo kód: 01416734
Nakladatelství Springer-Verlag New York Inc., července 2006
Speed improvements in memory systems have not kept pace with the speed improvements of processors, l... Celý popis
? points 304 b
3 037 včetně DPH
Skladem u dodavatele v malém množství Odesíláme za 13-16 dnů

30 dní na vrácení zboží


Mohlo by vás také zajímat


Engineering of Sport 6 Eckehard Moritz / Brožovaná
common.buy 4 643
Economics As a Science Kenneth Ewart Boulding / Brožovaná
common.buy 2 127

Speed improvements in memory systems have not kept pace with the speed improvements of processors, leading to embedded systems whose performance is limited by the memory. This book presents design techniques for fast, energy-efficient and timing-predictable memory systems that achieve high performance and low energy consumption. In addition, the use of scratchpad memories significantly improves the timing predictability of the entire system, leading to tighter worst case execution time bounds.The memory system is increasingly turning into a bottleneck in the design of embedded systems. The speed improvements of memory systems are lower than the speed improvements of processors, eventually leading to embedded systems whose performance is limited by the memory. This problem is known as the "memory wall" problem. Furthermore, memory systems may consume the largest share of the system s energy budget and may be the source of unpredictable timing behaviour. Hence, the design of the memory system deserves an increasing amount of attention. §Fast, Efficient and Predictable Memory Accesses presents techniques for designing fast, energy-efficient and timing predictable memory systems. By using a careful combination of compiler optimizations and architectural improvements, we can achieve more than what would be feasible at one of the levels in isolation. The described optimization algorithms achieve the goals of high performance and low energy consumption. In addition to these benefits, the use of scratchpad memories significantly improves the timing predictability of the entire system, leading to tighter worst case execution time bounds (WCET). The WCET is a relevant design parameter for all timing critical systems. In addition, the book covers algorithms to exploit the power down modes of main memories in SDRAM technology, as well as the execute-in-place feature of Flash memories. The final chapter considers the impact of the register file, which is also part of the memory hierarchy.

Přihlášení

Přihlaste se ke svému účtu. Ještě nemáte Libristo účet? Vytvořte si ho nyní!

 
povinné
povinné

Nemáte účet? Získejte výhody Libristo účtu!

Díky Libristo účtu budete mít vše pod kontrolou.

Vytvořit Libristo účet